


resb → for asm, not CPU.

How can we retrieve data from memory?



data segment

a db 2;

↓
name of variable
(address)

code segment ...

mov AL, [a] ← value

mov EAX, a ← address

ASSEMBLY	C
[a]	*a

→ dereferentiating in order to see the value.

1) Address of memory location: number of consecutive bytes starting from the beginning of the memory (RAM)

2) Segment: a logical section of the program's memory.

↳ Characteristics: - **basic address** (where does the segment start, beginning of the segment)

- **limit** (size, 32 bits for their limits)

8086-based processors:


• a block of memory of discrete size, physical segment

16 bit CPU ⇒ 64K ?

32 bit CPU ⇒ 4Gb .

• variable size block of memory

the CPU tells us how much to allocate.




3) offset = the address of a location relative to the beginning of a segment.

When is an offset valid?

- ↳ if it is a numerical value on 32 bits.
- ↳ doesn't exceed the segments' limit.

Address specification (in Hexa)



$b_7b_6b_5b_4 \dots b_1b_0$ = base of the segment
 $l_7l_6l_5l_4 \dots l_1l_0$ = limit (size) of the segment

$$\boxed{e_7e_6e_5e_4e_3e_2e_1e_0 \leq l_7l_6l_5l_4l_3l_2l_1l_0} (*)$$

↓
offset ≤ limit.

The actual address will be computed in the following way:

$$\underbrace{a_7a_6a_5 \dots a_1a_0}_{32 \text{ bits}} = \underbrace{b_7b_6 \dots b_1b_0}_{32 \text{ bits (base)}} + \underbrace{e_7e_6 \dots e_1e_0}_{32 \text{ bits}}$$

Why on earth $32 = 32 + 32$??

Ex: $\underbrace{8}_{\text{segment selector}} \cdot \underbrace{1000h}_{\text{offset}}$. Compute the LINEAR ADDRESS of this.

So, the CPU does this before $\left\langle \begin{array}{c} \text{storing} \\ \text{retrieving} \end{array} \right\rangle$ data.

↳ How? CPU checks if $\boxed{\text{offset} \leq \text{limit}}$ (*)

Base of segment: 2000h

Limit of segment: 4000h

Checks (*): $1000h \stackrel{?}{\leq} 4000h$

This kind of addressing = SEGMENTATION ADDRESS MODEL.

Is this offset valid?

↳ when the segment $\left\{ \begin{array}{l} \text{starts from 0} \\ \text{has the max size 4Gb} \end{array} \right. \Rightarrow \text{VALID OFFSET.}$

FLAT MEMORY MODEL:

$$a_7 a_6 \dots a_1 a_0 = 0000\ 0000 + 0_7 0_6 0_5 \dots 0_1 0_0.$$

PAGING MODEL:

OS divides the virtual memory into pages.

(OS translate physical memory)

8086 execution models:

- real memory (on 16 bits CPU)
- protected mode (on 16/32 bits CPU) → uses $\left\{ \begin{array}{c} \text{PAGING} \\ \text{SEGMENTATION} \end{array} \right.$ models.
- virtual mode
- long mode (64/32 bit CPU) $\left\{ \begin{array}{c} \text{PAGING} \\ \text{SEGMENTATION} \end{array} \right.$

x86 architecture:

- CODE SEGMENT (a location in memory)

(...) check the value given by OS but

↳ instructions: → CS reg. → check the value given by CS, and we cannot modify it.

• DATA SEGMENT

↳ data → DS reg.

• STACK SEGMENT


↳ local computations etc. → SS reg.

• EXTRA SEGMENT

↳ supplementary DATA SEGMENT → ES reg.

+ FS reg.

+ GS reg.



EIP → stores the pointer of the CURRENT instruction.

→ cannot be modified

→ can be seen

→ offset in CS = the address of a location relative to the beginning of CS.

NOTION	REPRESENTATION	DESCRIPTION
<u>FAR ADDRESS</u> ↓ address specification	selector : offset	defines the segment and offset
Selector	16 bits	identifies an available segment in OS.
offset ↓ <u>NEAR ADDRESS</u>	32 bits	defines only the offset component.
<u>LINEAR ADDRESS</u> <u>SEGMENTATION ADDRESS MODEL</u>	32 bits	beginning of segment + offset.
	≥ 32 bits	final result of

PHYSICAL EFFECTIVE ADDRESS

SEGMENTATION

PAGING

computed by BiU.

FAR vs. NEAR ADDRESS:

NEAR address: give only the offset

↳ always inside one of the 4 active segments.
(depends on the instructions used)



FAR address: complete address specification.

① $\Delta_3 \Delta_2 \Delta_1 \Delta_0 : 07\ 06\ 05 \dots 01\ 00$

② segment reg : offset

③ FAR variable : type QWORD, little endian.

Computing the offset of an operand:

- ? 1) mov EAX, 17 (register mode)
2) mov EAX, 17 (immediate mode)

↳ I don't need to specify the offset for immediate mode.

3) operand located in memory (memory addressing mode)

↳ I need to retrieve the op. from memory, so I need the offset.

↳ In this case,

$$\text{offset_address} = [\text{base}] + [\text{index} * \text{scale}] + [\text{ct}]$$

base: EAX, EBX, ECX, EDX, EBP, ESI, EDI and ESP.

index: 1 ————— 4 —————, no ESP,
(because ESP is already an index)

scale: multiply the index with
1 → byte
2 → word
4 → dword

8 → 2 word

ct: the value of a numerical constant (byte/word/dword)

"[]" → because it can be / not be in the formula.

Modes of addressing memory:

- ① DIRECT addressing (only the [ct] is present)
- ② BASE addressing (one of the [base] reg. is present)
- ③ SCALE-INDEX addressing ([index] reg. present in the offset specif.)

mov EAX, [08A...] (=) mov EAX, [X]

mov [EAX], DWORD 1734 (specify the size → 4 bytes = 32 bits (EAX)).
" DWORD

↓
go in memory, copy 1734 and store it on 32 bits.

mov EAX, 1734

↳ should be on 32 bits.